

# **Specification for Approval**

PRODUCT NAME: PRODUCT NO.: RGC13128096FH004 9922202000

	CUSTOMER	
	APPROVED BY	
DATE:		

**RITDISPLAY CORP. APPROVED** 

- 1 - REV.: A03 2013/07/25 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



## **REVISION RECORD**

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
X01	INITIAL RELEASE	2008. 05. 29	
X02	<ul> <li>Add the IC specifications</li> <li>Add the lifetime specifications</li> <li>Add the panel electrical specifications</li> <li>Add the application circuit</li> </ul>	2008. 07. 03	Page 6~8 & 11~14
X03	Modify polarizer	2008. 09. 18	Page 4, 5, 8 & 16
X04	<ul> <li>Modify D.C electrical characteristics</li> <li>Modify description of VCC pin</li> </ul>	2009. 02. 04	Page 7 & 10
X05	<ul> <li>Modify definition of panel thickness</li> <li>Add the packing specification</li> </ul>	2009. 04. 10	Page 5 & 17
A01	<ul> <li>Transfer from X version</li> <li>Modify polarizer</li> <li>Add the information of module weight</li> </ul>	2009. 11. 13	Page 4, 5, 6, 8 & 16
A02	■ Modify seal color (white→black)	2009. 12. 31	Page 16
A03	Remove single tape	2013. 07. 25	Page 16



## CONTENTS

ITEM	PAGE
1. SCOPE	4
2. WARRANTY	4
3. FEATURES	4
4. MECHANICAL DATA	5
5. MAXIMUM RATINGS	6
6. ELECTRICAL CHARACTERISTICS	7
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
7. INTERFACE	9
7.1 FUNCTION BLOCK DIAGRAM	
7.2 PANEL LAYOUT DIAGRAM	
7.3 PIN ASSIGNMENTS	
7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
7.5 INTERFACE TIMING CHART	
8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT	13
8.1 POWER ON / OFF SEQUENCE	
8.2 APPLICATION CIRCUIT	
8.3 COMMAND TABLE	
9. RELIABILITY TEST CONDITIONS	15
10. EXTERNAL DIMENSION	16
11. PACKING SPECIFICATION	17
12. APPENDIXES	18

- 3 - REV.: A03 2013/07/25 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

## C) RITEK GROUP RiTdisplay Corporation

## 1. SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by RiTdisplay. This document, together with the Module Ass'y Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

## 2. WARRANTY

RiTdisplay warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). RiTdisplay is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored or used as the conditions specified in the specifications. Nevertheless, RiTdisplay is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

## 3. FEATURES

- Small molecular organic light emitting diode.
- Color : 262K color and 65K colors
- Panel matrix : 128\*96
- Driver IC : SSD1351UR1
- Excellent quick response time.
- Extremely thin thickness for best mechanism design : 1.21mm
- High contrast : 2000:1
- Wide viewing angle : 160°
- 8 bits 6800-series parallel interface, 8 bits 8080-series parallel interface, Serial Peripheral Interface.
- Wide range of operating temperature : -40 to 70 ℃
- Anti-glare polarizer.

## 4. MECHANICAL DATA

NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	128 (W) x 96 (H)	dot
2	Dot Size	0.0435 (W) x 0.1855 (H)	mm <sup>2</sup>
3	Dot Pitch	0.0685 (W) x 0.2055 (H)	mm <sup>2</sup>
4	Aperture Rate	57	%
5	Active Area	26.279 (W) x 19.708 (H)	mm <sup>2</sup>
6	Panel Size	33 (W) x 25.8 (H)	mm <sup>2</sup>
7*	Panel Thickness	1.02 ± 0.1	mm
8	Module Size	33 (W) x 46.8 (H) x 1.21 (D)	mm <sup>3</sup>
9	Diagonal A/A size	1.29	inch
10	Module Weight	2.3 ± 10%	gram

\* Panel thickness includes substrate glass, cover glass and UV glue thickness.

- 5 - REV.: A03 2013/07/25 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

## **CD** RITEK GROUP RiTdisplay Corporation

## **5. MAXIMUM RATINGS**

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage (V <sub>CI</sub> )	-0.3	4	V	Ta = 25 ℃	IC maximum rating
Supply Voltage (Vcc)	8	21	V	Ta = 25 ℃	IC maximum rating
Operating Temp.	-40	70	Ŝ		
Storage Temp	-40	85	S		
Humidity	-	85	%		
Life Time	11,000	-	Hrs	90 cd/m <sup>2</sup> , 50% checkerboard	Note (1)
Life Time	12,000	-	Hrs	80 cd/m <sup>2</sup> , 50% checkerboard	Note (2)

Note:

(A) Under Vcc = 15V, Ta = 25 ℃, 50% RH.

- (B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.
- (1) Setting of 90  $cd/m^2$ :
  - Master contrast setting : 0x07
  - Frame rate : 105Hz
  - Duty setting : 1/96

(2) Setting of 80  $cd/m^2$ :

- Master contrast setting : 0x06
- Frame rate : 105Hz
- Duty setting : 1/96

## **CD** RITEK GROUP RiTdisplay Corporation

## **6. ELECTRICAL CHARACTERISTICS**

#### 6.1 D.C ELECTRICAL CHARACTERISTICS

(V<sub>SS</sub>=0V, V<sub>CI</sub>=2.4 to 3.5V, Ta=25 ℃) TEST SYMBOL PARAMETERS MIN TYP MAX UNIT CONDITION Analog power supply  $\mathsf{V}_{\mathsf{CC}}$ V 14.5 15 15.5 (for OLED panel) V V<sub>CI</sub> Digital power supply 2.4 2.8 3.5  $V_{CI}$ V  $V_{\text{DDIO}}$ I/O voltage power supply 1.65 1.8  $V_{CI} = V_{DDIO} = 3.5V, V_{CC} = 16V,$ External  $V_{DD} = 2.6V$ , Display ON, 170 190 uA  $I_{DD}$ No panel attached, contrast = FF **External VDD**  $V_{CI} = V_{DDIO} =, 3.5V,$ 0.5 10 uA  $V_{CC} = 16V$ , Display ON, = 2.6V IDDIO No panel attached, Internal VDD 0.5 10 uA contrast = FF  $V_{CI} = V_{DDIO} =, 3.5V,$ External VDD \_ 60 70 uA  $V_{CC} = 16V$ , Display ON, = 2.6V ICI No panel attached, Internal VDD 255 280 uA contrast = FF  $V_{CI} = V_{DDIO} =, 3.5V,$ External VDD \_ 1.26 1.15 mΑ  $V_{CC} = 16V$ , Display ON, = 2.6V Icc No panel attached, Internal VDD 1.15 1.26 mΑ contrast = FF 0.8\* VIH Hi logic input level V V<sub>DDIO</sub> \_ V<sub>DDIO</sub> 0.2\* V VII 0 Low logic input level \_ V<sub>DDIO</sub> 0.9\* V<sub>OH</sub> Hi logic output level VDDIO V V<sub>DDIO</sub> 0.1\* V 0 Vol Low logic output level -V<sub>DDIO</sub> Segment Output Current Contrast=FF \_ 200 uA Setting Contrast=7F 100 uA ISEG -- $V_{CC} = 16V$  at IREF = Contrast=3F 50 uA 12.5uA \_ \_

# RiTdisplay Corporation

#### **6.2 ELECTRO-OPTICAL CHARACTERISTICS**

#### PANEL ELECTRICAL SPECIFICATIONS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS
Normal mode current		20	22	mA	All pixels on (1)
Standby mode		3	5	mA	Standby mode
current		3	5	IIIA	10% pixels on (2)
Normal mode power		300	330	mW	All pixels on (1)
consumption		300	550	11100	
Standby mode power		45	75	mW	Standby mode
consumption		45	75		10% pixels on (2)
Normal Luminance	70	90		cd/m <sup>2</sup>	Display Average
Standby Luminance		40		cd/m <sup>2</sup>	Display Average
CIEx (White)	0.24	0.28	0.32		x, y (CIE 1931)
CIEy (White)	0.28	0.32	0.36		x, y (OIL 1931)
CIEx (Red)	0.62	0.66	0.70		
CIEy (Red)	0.29	0.33	0.37		
CIEx (Green)	0.26	0.30	0.34		
CIEy (Green)	0.59	0.63	0.67		
CIEx (Blue)	0.10	0.14	0.18		
CIEy (Blue)	0.14	0.18	0.22		
Dark Room Contrast	2000:1				
Viewing Angle	160			degree	
Response Time		10		μs	

(1) Normal mode condition :

- Driving Voltage : 15V -
- Contrast setting : 0x07 -
- Frame rate : 105Hz -
- Duty setting: 1/96 -


(2) Standby mode condition :

- -Driving Voltage : 15V
- Contrast setting : 0x04 -
- Frame rate : 105Hz \_
- Duty setting : 1/96 -

- 8 -


## 7. INTERFACE

7.1 FUNCTION BLOCK DIAGRAM



RiTdisplay 128X3x96 OLED Module

#### 7.2 PANEL LAYOUT DIAGRAM



- 9 - REV.: A03 2013/07/25 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



#### **7.3 PIN ASSIGNMENTS**

PIN NAME	PIN NO	DESCRIPTION
NC	1	No connection.
VCC	2	Power supply for panel driving voltage.
VCOMH	3	COM signal deselected voltage level. A capacitor should be connected between this pin an VSS.
VDDIO	4	Power supply for interface logic level.
VSL	5	This is segment voltage reference pin.
NC	6	No connection.
D7	7	
D6	8	
D5	9	
D4	10	These pins are bi-directional data bus connecting to the
D3	11	MCU data bus.
D2	12	
D1	13	
D0	14	
E	15	8080: data read enable pin; 6800:Read/Write enable pin.
R/W	16	8080: data write enable pin; 6800:Read/Write select pin.
BS0	17	Interface select pin.
BS1	18	Interface select pin.
CS	19	Chip select pin.
D/C#	20	H: Data, L: Command.
RES#	21	Hardware Reset pin (Low active).
IREF	22	A resistor should be connected between this pin and VSS.
NC	23	No connection.
NC	24	No connection.
NC	25	No connection.
VDD	26	Power supply pin for core logic operation.
VCI	27	Digital voltage power supply.
VSS	28	Ground.
VCC	29	Power supply for panel driving voltage.
NC	30	No connection.

- 10 -

## **CD** <sup>ØRITEK GROUP</sup> **RiTdisplay Corporation**

#### 7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM is a bit mapped static RAM holding the pattern to be displayed. The RAM size is 128 x 128 x 18bits. For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software. Each pixel has 18-bit data. Each sub-pixels for color A, B and C have 6 bits. The arrangement of data pixel in graphic display data RAM is shown below.

C	Normal		0		_	1			-	126		127		
Segment			-			100		2		 126				
Address	Remapped		127			126		125		 1		0		
C	olor	A	В	С	A	В	С	A		C	A	В	C	
	Data	A5	B5	C5	A5	B5	C5	A5		 C5	A5	B5	- C5	
I I	Format	A4	B4	C4	A4	B4	C4	A4		 C4	A4	B4	C4	
		A3	B3	C3	A3	B3	C3	A3		 C3	A3	B3	C3	
Common		A2	B2	C2	A2	B2	C2	A2		 C2	A2	B2	C2	
Address		A1	B1	C1	A1	B1	C1	A1		 C1	A1	B1	C1	
		A0	B0	C0	A0	B0	C0	A0		 C0	A0	B0	C0	Common
Normal	Remapped													output
0	127	6	6	6	6	6	6	6		 6	6	6	6	COM0
1	126	6	6	6	6	6	6	6		 6	6	6	6	COM1
2	125	6	6	6	6	6	6	6		 6	6	6	6	COM2
3	124	б	Ý	6	6	6	6	6		 6	6	6	6	COM3
4	123	6	6	6	6	6	6	6		 6	6	6	6	COM4
5	122	6	6	6	6	6	6	6		 6	6	6	6	COM5
6	121	6	6	no of bi	ts in this	cell	6	6		 6	6	6	6	COM6
7	120									 6	6	6	6	COM7
:	:		:	:	:	:	:	:		 :	:	:	:	:
:	:	:	:	:	:	:	:	:		 :	:	:	:	:
:	:	:	:	:	:	:	:	:		 :	:	:	:	:
123	4	6	6	6	6	6	6	6		 6	6	6	6	:
124	3	6	6	6	6	6	6	6		 6	6	6	6	COM124
125	2	6	6	6	6	6	6	6		 6	6	6	6	COM125
126	1	6	6	6	6	6	6	6		 6	6	6	6	COM126
127	0	6	6	6	6	6	6	6		 6	6	6	6	COM127
SEG	output	SA0	SB0	SC0	SA1	SB1	SC1	SA2		 SC126	SA127	SB127	SC127	

#### 262k Color Depth Graphic Display Data RAM Structure

- 11 - REV.: A03 2013/07/25 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.





#### 7.5 INTERFACE TIMING CHART

#### 8080-Series MCU Parallel Interface Timing Characteristics

(V <sub>DD</sub> - V <sub>SS</sub>	$V_{DD}$ - $V_{SS} = 2.4$ to 2.6V, $V_{DDIO} = 1.65$ V, $V_{CI} = 2.8$ V, $T_A = 25^{\circ}$ C)								
Symbol	Parameter	Min	Тур	Max	Unit				
t <sub>CYCLE</sub>	Clock Cycle Time	300	-	-	ns				
t <sub>AS</sub>	Address Setup Time	10	-	-	ns				
t <sub>AH</sub>	Address Hold Time	0	-	-	ns				
t <sub>DSW</sub>	Write Data Setup Time	40	-	-	ns				
t <sub>DHW</sub>	Write Data Hold Time	7	-	-	ns				
t <sub>DHR</sub>	Read Data Hold Time	20	-	-	ns				
t <sub>OH</sub>	Output Disable Time	-	-	70	ns				
t <sub>ACC</sub>	Access Time	-	-	140	ns				
t <sub>PWLR</sub>	Read Low Time	150	-	-	ns				
t <sub>PWLW</sub>	Write Low Time	60	-	-	ns				
t <sub>PWHR</sub>	Read High Time	60	-	-	ns				
t <sub>PWHW</sub>	Write High Time	60	-	-	ns				
t <sub>R</sub>	Rise Time	-	-	15	ns				
t <sub>F</sub>	Fall Time	-	-	15	ns				
t <sub>cs</sub>	Chip select setup time	0	-	-	ns				
t <sub>CSH</sub>	Chip select hold time to read signal	0	-	-	ns				
t <sub>CSF</sub>	Chip select hold time	20	-	-	ns				

#### 8080-series MCU parallel interface characteristics





#### Note

(1) when 8 bit used: D[7:0] instead; when 16 bit used: [15:0] instead; when 18 bit used: D[17:0] instead.

<sup>- 12 -</sup> REV.: A03 2013/07/25 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.


### 8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

#### 8.1 POWER ON / OFF SEQUENCE

The following figures illustrate the recommended power ON and power OFF sequence of SSD1351 (assume  $V_{CI}$  and  $V_{DDIO}$  are at the same voltage level and internal V<sub>DD</sub> is used).


#### Power ON sequence:

- 1. Power ON  $V_{CI}$ ,  $V_{DDIO}$ .
- 2. After  $V_{CI}$ ,  $V_{DDIO}$  become stable, set wait time at least 1ms (t<sub>0</sub>) for internal  $V_{DD}$ become stable. Then set RES# pin LOW (logic low) for at least 2us  $(t_1)^{(4)}$  and then HIGH (logic high).
- 3. After set RÈS $\!$  pin ĽÓW (logic low), wait for at least 2us (t\_2). Then Power ON  $V_{CC}.^{(1)}$
- 4. After V<sub>CC</sub> become stable, send command AFh for display ON. SEG/COM will be ON after 200ms(t<sub>AF</sub>).



#### **Power OFF sequence:**

- 1. Send command AEh for display OFF. 2. Power OFF  $V_{CC}$ .<sup>(1), (2)</sup>
- 3. Wait for t<sub>OFF</sub>. Power OFF V<sub>CI</sub>, V<sub>DDIO</sub>. (where Minimum t<sub>OFF</sub>=80ms<sup>(3)</sup>, Typical  $t_{OFF}=100ms$ )




#### Note:

- (1) Since an ESD protection circuit is connected between Vci, VDDIO and Vcc, Vcc becomes lower than Vci whenever Vci, Vbbio is ON and Vcc is OFF as shown in the dotted line of Vcc in above figures.
- (2) Vcc should be kept float (disable) when it is OFF.
- (3) VCI, VDDIO should not be Power OFF before Vcc Power OFF.
- (4) The register values are reset after t1.
- (5) Power pins ( $V_{DD}$ ,  $V_{CC}$ ) can never be pulled to ground under any circumstance.

**REV.:** A03 - 13 -2013/07/25 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



#### **8.2 APPLICATION CIRCUIT**



#### **Recommend components:**

- C1, C2, C4: 1uF/16V(0805)
- C3, C5: 4.7uF/25V or 35V (Tantalum type) or VISHAY (572D475X0025A2T)
- R1: 1M ohm 1%(0603)
- R2: 50 ohm 1/4W
- D1, D2: RB480K(ROHM)

#### This circuit is for 8080 8bits interface

#### 8.3 COMMAND TABLE

Refer to SSD1351 IC Spec.

## 9. RELIABILITY TEST CONDITIONS

No.	Items	Specification	Quantity
1	High temp. (Non-operation)	85℃, 240hrs	5
2	High temp. (Operation)	70°C, 120hrs	5
3	Low temp. (Operation)	-40℃, 120hrs	5
4	High temp. / High humidity (Operation)	65 <i>°</i> C, 90%RH, 96hrs	5
5	Thermal shock (Non-operation)	-40℃ ~85℃ (-40℃ /30min; transit /3min; 85℃ /30min; transit /3min) 1cycle: 66min, 20 cycles	5
6	Vibration	Frequency : 5~50HZ, 0.5G Scan rate : 1 oct/min Time : 2 hrs/axis Test axis : X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle < 3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5

#### Test and measurement conditions


- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for item 1, 4 & 5.

#### **Evaluation criteria**

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within  $\pm$  50% of initial value.


## **CD** RITEK GROUP RiTdisplay Corporation

### **10. EXTERNAL DIMENSION**



- 16 - REV.: A03 2013/07/25 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

#### **11. PACKING SPECIFICATION**



- 17 - REV.: A03 2013/07/25 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



## **12. APPENDIXES**

#### **APPENDIX 1: DEFINITIONS**

#### A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.

#### **B. DEFINITION OF CONTRAST RATIO**

The contrast ratio is defined as the following formula:

Contrast Ratio = Luminance of all pixels on measurement Luminance of all pixels off measurement

#### C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.





Figure 2: Response time

<sup>- 18 -</sup> REV.: A03 2013/07/25 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

#### D. DEFINITION OF VIEWING ANGLE

©RITEK GROUP RiTdisplay Corporation

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.






- 19 - REV.: A03 2013/07/25 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



#### **APPENDIX 2: MEASUREMENT APPARATUS**

#### A. LUMINANCE/COLOR COORDINATE


PHOTO RESEARCH PR-705, MINOLTA CS-100



PR-705 / MINOLTA CS-100 Color Analyzer


#### B. CONTRAST / RESPONSE TIME / VIEW ANGLE

WESTAR CORPORATION FPM-510



Westar FPM-510 Display Contrast / Response time / View angle Analyzer

#### C. ESD ON AIR DISCHARGE MODE



- 21 - REV.: A03 2013/07/25 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



#### **APPENDIX 3: PRECAUTIONS**

#### A. RESIDUE IMAGE

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.

- 22 - REV.: A03 2013/07/25 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.