

# **Specification for Approval**

PRODUCT NAME: PRODUCT NO.: RGC15128128FH039 9923905000

CUSTOMER
APPROVED BY
DATE:

**RITDISPLAY CORP. APPROVED** 

- 1 - REV.: A01 2011/04/20 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



# **REVISION RECORD**

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
X01	INITIAL RELEASE	2011.02.18	
A01	<ul> <li>Transfer from X version</li> </ul>	2011. 04. 20	Page 5 & 17
	Add the information of module weight		
	Add the packing specification		

- 2 - REV.: A01 2011/04/20 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



# CONTENTS

ITEM	PAGE
1. SCOPE	4
2. WARRANTY	4
3. FEATURES	4
4. MECHANICAL DATA	5
5. MAXIMUM RATINGS	6
6. ELECTRICAL CHARACTERISTICS	7
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
7. INTERFACE	9
7.1 FUNCTION BLOCK DIAGRAM	
7.2 PANEL LAYOUT DIAGRAM	
7.3 PIN ASSIGNMENTS	
7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
7.5 INTERFACE TIMING CHART	
8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT	13
8.1 POWER ON / OFF SEQUENCE	
8.2 APPLICATION CIRCUIT	
8.3 COMMAND TABLE	
9. RELIABILITY TEST CONDITIONS	15
10. EXTERNAL DIMENSION	16
11. PACKING SPECIFICATION	17
12. APPENDIXES	18

### CD ØRITEK GROUP Ritdisplay Corporation

### 1. SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by RiTdisplay. This document, together with the Module Ass'y Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

### 2. WARRANTY

RiTdisplay warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). RiTdisplay is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored or used as the conditions specified in the specifications. Nevertheless, RiTdisplay is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

### 3. FEATURES

- Small molecular organic light emitting diode.
- Color : 262K color and 65K colors
- Panel matrix : 128\*128
- Driver IC : SSD1351
- Excellent quick response time.
- Extremely thin thickness for best mechanism design : 1.41mm
- High contrast : 2000:1
- Wide viewing angle : 160°
- Strong environmental resistance.
- 8-bit 6800-series Parallel Interface, 8-bit 8080-series Parallel Interface, Serial Peripheral Interface.
- Wide range of operating temperature : -40 to 70 °C.
- Anti-glare polarizer.

### 4. MECHANICAL DATA

NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	128 (W) x (RxGxB) x 128 (H)	dot
2	Dot Size	0.0435 (W) x 0.1855 (H)	mm²
3	Dot Pitch	0.0685 (W) x 0.2055 (H)	mm²
4	Aperture Rate	57	%
5	Active Area	26.279 (W) x 26.284 (H)	mm²
6	Panel Size	33.5 (W) x 33.5 (H)	mm <sup>2</sup>
7*	Panel Thickness	1.22 ± 0.1	mm
8	Module Size	33.5 (W) x 57.17 (H) x 1.41 (D)	mm <sup>3</sup>
9	Diagonal A/A size	1.46	inch
10	Module Weight	3.46 ± 10%	gram

\* Panel thickness includes substrate glass, cover glass and UV glue thickness.

- 5 - REV.: A01 2011/04/20 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

### 5. MAXIMUM RATINGS

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage (V <sub>Cl</sub> )	-0.3	4	V	Ta = 25°C	IC maximum rating
Supply Voltage (Vcc)	10	19	V	Ta = 25°C	IC maximum rating
Supply Voltage (VDDIO)	-0.5	V <sub>CI</sub>	V	Ta = 25°C	IC maximum rating
Operating Temp.	-40	70	°C		
Storage Temp	-40	85	°C		
Humidity	-	85	%		
Life Time	11,000	-	Hrs	90 cd/m <sup>2</sup> , 50% checkerboard	Note (1)
Life Time	14,000	-	Hrs	70 cd/m <sup>2</sup> , 50% checkerboard	Note (2)

Note:

(A) Under Vcc = 16.5V, Ta = 25°C, 50% RH.

(B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.

#### (1) Setting of 90 $cd/m^2$ :

- Master contrast setting : 0x0b
- Red contrast setting : 0x70
- Green contrast setting : 0x71
- Blue contrast setting : 0x94
- Frame rate : 105Hz
- Duty setting : 1/128

(2) Setting of 70  $cd/m^2$ :

- Master contrast setting : 0x09
- Red contrast setting : 0x66
- Green contrast setting : 0x6a
- Blue contrast setting : 0x89
- Frame rate : 105Hz
- Duty setting : 1/128

## **CD** RITEK GROUP Ritdisplay Corporation

### **6. ELECTRICAL CHARACTERISTICS**

#### 6.1 D.C ELECTRICAL CHARACTERISTICS

1					
PARAMETERS	TEST CONDITION	MIN	TYP	MAX	UNIT
Analog power supply (for OLED panel)		16	16.5	17	V
Digital power supply		2.4	-	3.5	V
I/O voltage power supply		1.65	-	V <sub>CI</sub>	V
External V <sub>DD</sub> = 2.6V, Displ	ay ON,		170	190	uA
$V_{CI} = V_{DDIO} =, 3.5V,$ $V_{CC} = 16V,$ Display ON,	External VDD = 2.6V		0.5	10	uA
No panel attached, contrast = FF	Internal VDD		0.5	10	uA
$V_{CI} = V_{DDIO} =, 3.5V,$ $V_{CC} = 16V,$ Display ON,	External VDD = 2.6V	-	60	70	uA
No panel attached, contrast = FF	Internal VDD		255	280	uA
$V_{CI} = V_{DDIO} =, 3.5V,$ $V_{CC} = 16V,$ Display ON,	External VDD = 2.6V	-	1.15	1.26	mA
No panel attached, contrast = FF	Internal VDD		1.15	1.26	mA
Hi logic input level		0.8* V <sub>DDIO</sub>	-	Vddio	V
Low logic input level		0	-	0.2* V <sub>DDIO</sub>	V
Hi logic output level		0.9* V <sub>DDIO</sub>	-	V <sub>DDIO</sub>	V
Low logic output level		0	-	0.1* V <sub>DDIO</sub>	V
Segment Output Current	Contrast=FF	-	200	-	uA
	Contrast=7F	-	100	-	uA
12.5uA	Contrast=3F	-	50	-	uA
	Analog power supply (for OLED panel) Digital power supply I/O voltage power supply $V_{CI} = V_{DDIO} = 3.5V, V_{CC} = 1$ External $V_{DD} = 2.6V$ , Displ No panel attached, contras $V_{CI} = V_{DDIO} =, 3.5V,$ $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FF $V_{CI} = V_{DDIO} =, 3.5V,$ $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FF $V_{CI} = V_{DDIO} =, 3.5V,$ $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FF Hi logic input level Low logic input level Low logic output level Low logic output level Segment Output Current Setting $V_{CC} = 16V$ at IREF =	PARAMETERSCONDITIONAnalog power supply (for OLED panel)CONDITIONDigital power supplyI/O voltage power supply $V_{CI} = V_{DDIO} = 3.5V, V_{CC} = 16V,$ External $V_{DD} = 2.6V,$ Display ON, No panel attached, contrast = FF $V_{CI} = V_{DDIO} =, 3.5V,$ $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FFExternal VDD = 2.6V $V_{CI} = V_{DDIO} =, 3.5V,$ $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FFExternal VDD = 2.6V $V_{CI} = V_{DDIO} =, 3.5V,$ $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FFExternal VDD = 2.6V $V_{CI} = V_{DDIO} =, 3.5V,$ $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FFExternal VDD = 2.6V $V_{CI} = V_{DDIO} =, 3.5V,$ $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FFInternal VDDHi logic input levelInternal VDDHi logic output levelInternal VDDHi logic output levelContrast=FFLow logic output levelContrast=FFV_{CC} = 16V at IREF =Contrast=7F	PARAMETERSCONDITIONMINAnalog power supply16Digital power supply2.4I/O voltage power supply1.65 $V_{CI} = V_{DDIO} = 3.5V, V_{CC} = 16V,$ External $V_{DD} = 2.6V,$ Display ON, No panel attached, contrast = FF $V_{CI} = V_{DDIO} = , 3.5V,$ $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FF $V_{CI} = V_{DDIO} = , 3.5V,$ $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FF $V_{CI} = V_{DDIO} = , 3.5V,$ $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FF $V_{CI} = V_{DDIO} = , 3.5V,$ $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FF $V_{CI} = V_{DDIO} = , 3.5V,$ $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FF $V_{CI} = V_{DDIO} = , 3.5V,$ $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FFHi logic input level $0.8^*$ $V_{DDIO}$ Low logic output level $0$ Hi logic output level $0$ Low logic output level $0$ Segment Output Current Setting $V_{CC} = 16V$ at IREF = $Contrast=7F$	PARAMETERSCONDITIONMINTYPAnalog power supply1616.5Digital power supply2.4-//O voltage power supply1.65- $V_{CI} = V_{DDIO} = 3.5V, V_{CC} = 16V,$ External $V_{DD} = 2.6V,$ Display ON, No panel attached, contrast = FF170 $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FFExternal VDD = 2.6V0.5 $V_{CI} = V_{DDIO} =, 3.5V,$ $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FFExternal VDD = 2.6V0.5 $V_{CI} = V_{DDIO} =, 3.5V,$ $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FFExternal VDD = 2.6V- $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FFExternal VDD = 2.6V- $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FFExternal VDD = 2.6V- $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FFInternal VDD = 2.6V- $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FFInternal VDD = 2.6V- $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FF-0.8* V_DDIOHi logic input level0-Hi logic output level0-Low logic output level0-Low logic output level0-Low logic output level0-V <sub>CC</sub> = 16V at IREF =200Contrast=7F-100	PARAMETERSCONDITIONMINTYPMAXAnalog power supply (for OLED panel)1616.517Digital power supply2.4-3.5I/O voltage power supply1.65- $V_{CI}$ $V_{CI} = V_{DDIO} = 3.5V, V_{CC} = 16V,$ External $V_{DD} = 2.6V,$ Display ON, No panel attached, contrast = FF170190 $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FFExternal VDD = 2.6V0.510 $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FFExternal VDD = 2.6V0.510 $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FFExternal VDD = 2.6V-6070 $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FFExternal VDD = 2.6V-6070 $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FFExternal VDD = 2.6V-1.151.26 $V_{CC} = 16V,$ Display ON, No panel attached, contrast = FFInternal VDD-0.2* $V_{DDIO}$ Hi logic input level0-0.2* $V_{DDIO}$ 0.2*Hi logic output level0-0.1* $V_{DDIO}$ 0.1*Low logic output level0-0.1* $V_{DDIO}$ Low logic output level0-0.1* $V_{DDIO}$ Low logic output level0-0.1* $V_{DDIO}$ Low logic output level0-0.0-V_{CC} = 16V at IREF =Contrast=FF-200-

### **CD** <sup>ØRITEK GROUP</sup> **RiTdisplay Corporation**

### 6.2 ELECTRO-OPTICAL CHARACTERISTICS

#### PANEL ELECTRICAL SPECIFICATIONS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS
Normal mode current		30	32	mA	All pixels on (1)
Standby mode current		3	4	mA	Standby mode 10% pixels on (2)
Normal mode power consumption		495	528	mW	All pixels on (1)
Standby mode power consumption		49.5	66	mW	Standby mode 10% pixels on (2)
Normal mode Luminance	70	90		cd/m <sup>2</sup>	Display Average
Standby mode Luminance		20		cd/m <sup>2</sup>	
CIEx (White)	0.24	0.28	0.32		
CIEy (White)	0.28	0.32	0.36		
CIEx (Red)	0.62	0.66	0.70		
CIEy (Red)	0.29	0.33	0.37		x, y (CIE 1931)
CIEx (Green)	0.26	0.30	0.34		x, y (CIE 1931)
CIEy (Green)	0.59	0.63	0.67		
CIEx (Blue)	0.10	0.14	0.18		
CIEy (Blue)	0.14	0.18	0.22		
Dark Room Contrast	2000:1				
Viewing Angle	160			degree	
Response Time		10		μs	

(1) Normal mode condition :


- Driving Voltage : 16.5V
- Master contrast setting : 0x0b
- Red contrast setting : 0x70
- Green contrast setting : 0x71
- Blue contrast setting : 0x94
- Frame rate : 105Hz
- Duty setting : 1/128

(2) Standby mode condition :


- Driving Voltage : 16.5V
- Master contrast setting : 0x04
- Red contrast setting : 0x4e
- Green contrast setting : 0x53
- Blue contrast setting : 0x6e
- Frame rate : 105Hz
- Duty setting : 1/128

### 7. INTERFACE

7.1 FUNCTION BLOCK DIAGRAM



#### 7.2 PANEL LAYOUT DIAGRAM



- 9 - REV.: A01 2011/04/20 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

## **CD** RITEK GROUP Ritdisplay Corporation

#### 7.3 PIN ASSIGNMENTS

Pin No.	Pin Name	Description
1	RES#	Hardware Reset pin (Low active).
2	IREF	A resistor should be connected between this pin and VSS.
3	D/C#	H: Data, L: Command.
4	VDD	Power supply pin for core logic operation.
5	CS#	Chip select pin.
6	VCI	Digital voltage power supply.
7	BS1	Interface select pin. (8080: BS1=1)
8	VCC	Power supply for panel driving voltage.
9	BS0	Interface select pin. (8080: BS0=0)
10	VLSS	Analog system ground pin
11	R/W#	8080: data write enable pin; 6800:Read/Write select pin.
12	NC	No connection.
13	E/RD#	8080: data read enable pin; 6800:Read/Write enable pin.
14	NC	No connection.
15	D0	This pin is data pin.
16	NC	No connection.
17	D1	This pin is data pin.
18	NC	No connection.
19	D2	This pin is data pin.
20	NC	No connection.
21	D3	This pin is data pin.
22	VSS	Ground.
23	D4	This pin is data pin.
24	VCC	Power supply for panel driving voltage.
25	D5	This pin is data pin.
26		COM signal deselected voltage level.
26	VCOMH	A capacitor should be connected between this pin an VSS.
27	D6	This pin is data pin.
28	VDDIO	Power supply for interface logic level.
29	D7	This pin is data pin.
30	VSL	This is segment voltage reference pin.

# CD WRITEK GROUP RiTdisplay Corporation

#### 7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM is a bit mapped static RAM holding the pattern to be displayed. The RAM size is 128 x 128 x 18bits. For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software. Each pixel has 18-bit data. Each sub-pixels for color A, B and C have 6 bits. The arrangement of data pixel in graphic display data RAM is shown below.

					-									
Segment	Normal		0			1		2	 	126		127		
Address	Remapped		127			126		125	 	1		0		
С	olor	Α	В	С	Α	В	С	Α		C	A	В	С	
	Data	A5	B5	C5	A5	B5	C5	A5	 	C5	A5	B5	<ul> <li>C5</li> </ul>	
I V	Format	A4	B4	C4	A4	B4	C4	A4	 	C4	A4	B4	C4	
		A3	B3	C3	A3	B3	C3	A3	 	C3	A3	B3	C3	
Common		A2	B2	C2	A2	B2	C2	A2	 	C2	A2	B2	C2	
Address		A1	B1	C1	A1	B1	C1	A1	 	C1	A1	B1	C1	
	$\sim$	A0	B0	C0	A0	B0	C0	A0	 	C0	A0	B0	C0	Common
Normal	Remapped													output
0	127	6	6	6	6	6	6	6	 	6	6	6	6	COM0
1	126	6	6	6	6	6	6	6	 	6	6	6	6	COM1
2	125	6	6	6	6	6	6	6	 	6	6	6	6	COM2
3	124	б	Ý	б	6	б	6	6	 	6	6	б	6	COM3
4	123	6	6	6	6	6	6	6	 	6	6	6	6	COM4
5	122	6	6	6	6	6	6	6	 	6	6	6	6	COM5
6	121	6	6	no of bi	ts in this	cell	6	6	 	6	6	6	6	COM6
7	120								 	6	6	6	6	COM7
:	:	:	:	:	:	:	:	:	 	:	:	:	:	:
:	:	:	:	:	:	:	:	:	 	:	:	:	:	:
:	:	:	:	:	:	:	:	:	 	:	:	:	:	:
123	4	6	6	6	6	6	6	6	 	6	6	6	6	:
124	3	6	6	6	6	6	6	6	 	6	6	6	6	COM124
125	2	6	6	6	6	6	6	6	 	6	6	6	6	COM125
126	1	6	6	6	6	6	6	6	 	6	6	6	6	COM126
127	0	6	6	6	6	6	6	6	 	6	6	6	6	COM127
SEG	output	SA0	SB0	SC0	SA1	SB1	SC1	SA2	 	SC126	SA127	SB127	SC127	

#### 262k Color Depth Graphic Display Data RAM Structure

- 11 - REV.: A01 2011/04/20 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.


## **C** RITEK GROUP RiTdisplay Corporation


#### 7.5 INTERFACE TIMING CHART

8080-Series MCU Parallel Interface Timing Characteristics	8080-Series	MCU Parallel	Interface Timing	Characteristics
---	-------------	--------------	------------------	-----------------

Symbol	Parameter	Min	Тур	Max	Unit
tCYCLE	Clock Cycle Time	300	-	-	ns
t <sub>AS</sub>	Address Setup Time	10	-	-	ns
t <sub>AH</sub>	Address Hold Time	0	-	-	ns
t <sub>DSW</sub>	Write Data Setup Time	40	-	-	ns
t <sub>DHW</sub>	Write Data Hold Time	7	-	-	ns
t <sub>DHR</sub>	Read Data Hold Time	20	-	-	ns
t <sub>OH</sub>	Output Disable Time	-	-	46	ns
t <sub>ACC</sub>	Access Time	-	-	140	ns
t <sub>PWLR</sub>	Read Low Time	150	-	-	ns
t <sub>PWLW</sub>	Write Low Time	60	-	-	ns
t <sub>PWHR</sub>	Read High Time	60	-	-	ns
t <sub>PWHW</sub>	Write High Time	60	-	-	ns
t <sub>R</sub>	Rise Time	-	-	15	ns
t <sub>F</sub>	Fall Time	-	-	15	ns
t <sub>cs</sub>	Chip select setup time	0	-	-	ns
t <sub>CSH</sub>	Chip select hold time to read signal	0	-	-	ns
t <sub>CSF</sub>	Chip select hold time	20	-	-	ns

#### 8080-series MCU parallel interface characteristics





#### Note

(1) when 8 bit used: D[7:0] instead; when 16 bit used: [15:0] instead; when 18 bit used: D[17:0] instead.

<sup>- 12 -</sup> REV.: A01 2011/04/20 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.


### 8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

#### 8.1 POWER ON / OFF SEQUENCE

The following figures illustrate the recommended power ON and power OFF sequence of SSD1351 (assume V<sub>CI</sub> and V<sub>DDIO</sub> are at the same voltage level and internal V<sub>DD</sub> is used).


#### Power ON sequence:

- 1. Power ON V<sub>CI</sub>, V<sub>DDIO</sub>.
- 2. After V<sub>CI</sub>, V<sub>DDIO</sub> become stable, set wait time at least 1ms (t<sub>0</sub>) for internal V<sub>DD</sub> become stable. Then set RES# pin LOW (logic low) for at least 2us  $(t_1)^{(4)}$  and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 2us (t2). Then Power ON V<sub>CC</sub>.<sup>(1)</sup>
- 4. After V<sub>CC</sub> become stable, send command AFh for display ON. SEG/COM will be ON after  $200ms(t_{AF})$ .



#### Power OFF sequence:

- 1. Send command AEh for display OFF. 2. Power OFF  $V_{CC}$ .<sup>(1), (2)</sup>
- 3. Wait for t<sub>OFF</sub>. Power OFF V<sub>CI</sub>, V<sub>DDIO</sub>. (where Minimum t<sub>OFF</sub>=80ms<sup>(3)</sup>, Typical  $t_{OFF}=100$  ms)



#### Note:


- (1) Since an ESD protection circuit is connected between Vci, VDDIO and Vcc, Vcc becomes lower than Vciwhenever Vci, Vbbio is ON and Vcc is OFF as shown in the dotted line of Vcc in above figures.
- (2) Vcc should be kept float (disable) when it is OFF.
- (3) VCI, VDDIO should not be Power OFF before Vcc Power OFF.
- (4) The register values are reset after t1.
- (5) Power pins (VDD, VCC) can never be pulled to ground under any circumstance.

REV.: A01 - 13 -2011/04/20 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

**8.2 APPLICATION CIRCUIT** 

() RITEK GROUP

**RiTdisplay Corporation** 



#### **Recommend components:**

- C1, C2, C4: 1uF/16V(0805)
- C3, C5: 4.7uF/35V (Tantalum type) or VISHAY (572D475X0025A2T)
- R1: 1M ohm 1%(0603)
- R2: 50 ohm 1/4W
- D1, D2: RB480K(ROHM)

This circuit is for 8080 8-bit interface

#### **8.3 COMMAND TABLE**

Refer to SSD1351 IC Spec.

### 9. RELIABILITY TEST CONDITIONS

No.	ltems	Specification	Quantity
1	High temp. (Non-operation)	85°C, 240hrs	5
2	High temp. (Operation)	70°C, 120hrs	5
3	Low temp. (Operation)	-40°C, 120hrs	5
4	High temp. / High humidity (Operation)	65°C, 90%RH, 96hrs	5
5	Thermal shock (Non-operation)	-40°C ~85°C (-40°C /30min; transit /3min; 85°C /30min; transit /3min) 1cycle: 66min, 20 cycles	5
6	Vibration	Frequency : 5~50HZ, 0.5G Scan rate : 1 oct/min Time : 2 hrs/axis Test axis : X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle  3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5


#### Test and measurement conditions

- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for item 1, 4 & 5.

#### **Evaluation criteria**


- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within  $\pm$  50% of initial value.

### **10. EXTERNAL DIMENSION**



- 16 - REV.: A01 2011/04/20 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

### **11. PACKING SPECIFICATION**



- 17 - REV.: A01 2011/04/20 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



### **12. APPENDIXES**

#### **APPENDIX 1: DEFINITIONS**

### A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.


### **B. DEFINITION OF CONTRAST RATIO**

The contrast ratio is defined as the following formula:

Contrast Ratio = Luminance of all pixels on measurement Luminance of all pixels off measurement

#### C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.



<sup>- 18 -</sup> REV.: A01 2011/04/20 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

### **CD** <sup>ØRITEK GROUP</sup> **RiTdisplay Corporation**

#### D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.





Figure 3: Viewing Angle

- 19 - REV.: A01 2011/04/20 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

#### **APPENDIX 2: MEASUREMENT APPARATUS**

#### A. LUMINANCE/COLOR COORDINATE


PHOTO RESEARCH PR-705, MINOLTA CS-100



PR-705 / MINOLTA CS-100 Color Analyzer

#### B. CONTRAST / RESPONSE TIME / VIEW ANGLE


WESTAR CORPORATION FPM-510



Westar FPM-510 Display Contrast / Response time / View angle Analyzer



#### C. ESD ON AIR DISCHARGE MODE



- 21 - REV.: A01 2011/04/20 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



#### **APPENDIX 3: PRECAUTIONS**

#### A. RESIDUE IMAGE

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.

- 22 - REV.: A01 2011/04/20 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.